Abstract-Envelope tracking (ET) is a promising power amplifier (PA) architecture for current and future communications systems, which uses dynamic modulation of the supply voltage to provide high efficiency and potentially very wide bandwidth over a large dynamic range of output power. However, the dynamic nature of the supply voltage can lead to a problematic variation in transistor gain, particularly in GaN HEMTs. This paper describes and analyzes this behavior and the detrimental effect it can have on ET PAs. Contributing factors and origins of gain variation are described in detail along with how, for the first time, meaningful comparisons can be made between different devices. Using these guidelines, gain variation is shown to be a widespread issue effecting most GaN HEMTs presented in literature. To allow an analysis of the intrinsic device behavior, an extended transistor model is developed that takes the effect of gate and source field plates into account. This model is refined using measurement data and used to demonstrate the fact that the parasitic gate-drain capacitance (C GD ) is the main contributor to the small-signal gain variation-a significant part of the overall gain variation. Based on this knowledge, possible strategies to reduce gain variation at the transistor technology level are proposed, allowing the optimization of GaN HEMTs specifically for ET PAs. One identified strategy involves reducing the length of the gate field plate and is shown to be a viable A. Alt, M. A. Casbon, P. Chen, P. J. Tasker, and J. Lees are with the Centre for High Frequency Engineering (CHFE), School of Engineering, Cardiff University, Cardiff CF10 3AT, U.K. (e-mail: alta@cardiff.ac.uk; casbonma@cardiff.ac.uk; chenp10@cardiff.ac.uk; tasker@cardiff.ac.uk; leesj2@cardiff.ac.uk approach to reduce the gain variation in GaN HEMTs, albeit at an increased RF/dc dispersion.
I. INTRODUCTION

M
ODERN wireless communication standards utilize signals with high peak to average power ratio (PAPR) and increasing bandwidth to accommodate the growing demand for high data rates. This, in turn, increases the demands placed upon the power amplifier (PA) as it is still expected to operate linearly and at high efficiency over a wide dynamic range. To achieve these goals, PA architectures, such as envelope tracking (ET), Doherty, and out-phasing, have been, and continue to be, developed [1] - [3] . In ET architectures, the PA is kept in an efficient state of operation by modulating its supply voltage using a dynamic power supply. As a result of this, the transistor is not operated at a fixed supply voltage as in a conventional PA, but over a range of supply voltages. The implications of this have been explored [4] , [5] where transistor technologies are compared in terms of suitability for ET. One issue that has been identified is the variation of the transistor's gain, both small signal and large signal, with a changing supply voltage. Although GaN HEMTs are generally accepted as one of the most promising transistor technologies for broadband PAs in most established and emerging communication frequency bands, it has been shown [5] that, depending on the technology, they can exhibit different and significant degrees of gain variation. While [5] compares device technologies and mentions a wide range of gain variation in different devices, this paper will focus on the characterization, impact, and origins of gain variation itself. For clarity, while a transistor's gain depends on many factors, such as applied voltages, temperature, and bias, for this paper, the term "gain variation" is used to describe only the supply voltage-dependent gain variation.
Section II describes gain variation, ways to characterize it, and comparisons of gain variation in literature. In Section III, the impact of gain variation on ET PAs will be discussed, and its physical origin will be analyzed in Section IV. Based on this analysis, the possibility to optimize GaN HEMTs for ET PAs will be considered in Section V. Unless specified otherwise, the measurements presented in this paper are of a GaN-on-Si HEMT with a gate length (L g ) of 0.25 μm, a gate width of 250 μm, and a barrier thickness of 30 nm. The drain-source separation is 7 μm and the gatesource separation is 2 μm. The power density is 6 W/mm and it has gate and source field plates. All load-pull and large signal measurements are conducted statically, using continuous wave (CW) excitation, at the device die level, in a probe station at 1 GHz and in a class F environment with second and third harmonic impedances controlled by an active loadpull system. The S-parameter, I V , and g m measurements are all conducted statically.
II. GAIN VARIATION
In an ideal transistor, the gain is independent of the supply voltage V D . It has been shown that this is necessary to achieve ideal ET where a change in supply voltage does not change the PA's behavior, other than to increase efficiency [4] . In real transistors, however, the gain does change with the supply voltage, the degree of which depends upon transistor type and technology [6] . To be able to evaluate the effect of gain variation, gain variation itself has to be defined and measurable, and there are multiple challenges in doing this. As gain variation changes with load impedance, gate bias, and the input match, these challenges need to be discussed in more detail.
The first challenge in characterizing gain variation is its dependence on the load impedance, as demonstrated in Fig. 1 . At these two different load impedances, the gain variation changes significantly. This becomes even more problematic when looking at a wider range of load impedances, see Fig. 2 . The figure shows that the gain variation due to a supply voltage change is between 6 and 13 dB for a GaN HEMT device depending on the load impedance. As the impedances for the highest output power and the highest efficiency are not the same, the designer has to choose. Usually, the targeted impedance is between the two maxima, providing a reasonable tradeoff between power and efficiency. The gain variation at this choice of Z opt is, therefore, considered to be the relevant. However, this stipulation leads to two further issues. First, it makes characterizing gain variation subjective, as the tradeoff between power and efficiency depends on the system requirements and is ultimately subject to design choice. Second, despite being an effect that is entirely observable in small-signal measurements, true gain variation can only be evaluated comprehensively in conjunction with large signal measurements that provide power and efficiency information under representative operational conditions. This is further illustrated in Fig. 1(a) and (b), where the gain variation is compared for two load impedances, Z 1 = 122 + j * 51 (the point of the lowest gain variation) and Z 2 = 265 + j * 84 (an impedance offering a good tradeoff between efficiency and output power). The figures show that the gain variation, output power, and efficiency achieved for Z 1 and Z 2 differ significantly, emphasizing the necessity for large signal measurements.
In addition, quiescent current and g m also depend on the supply voltage, as shown in Fig. 3(a) . This leads to a change in the threshold voltage and, thus, a change in conduction angle and ultimately the class of operation for a PA, when the gate voltage remains fixed. As both class AB and class C have a nonlinear gain [7] , [8] , this will lead to a gain that changes with input power. This can be observed in the gain curves in Fig. 1 , where the gain can be seen to slowly drop for supply voltages of 20, 25, and 30 V, stays nearly constant up to the compression point for the 15 V case, and, for the 10 V case, increases with increasing input power, and then drops once compression is reached. As this AM/AM behavior would not be clearly discernible in small-signal measurements, it reinforces the fact that large signal measurements are required for full characterization of gain variation under representative conditions.
The third challenge in characterizing gain variation is the impact of the transistor input impedance. In a typical transistor measurement, gain variation is typically shown as either the variation in transducer gain or power gain. If the transistor input impedance is constant, the two parameters will vary in the same way with the difference between transducer gain and available gain remaining constant. As C GS changes with V DS [9] , [10] and with V GS [10] , the input impedance of the transistor can be expected to change with both supply voltage and input power, see Fig. 4 . These measurements show that the input impedance for different values of V DS is significantly different at low and high input powers, and that this difference decreases with increasing drive level where the input impedances begin to converge. The change in input impedance with supply voltage and input power, therefore, means that the difference between power gain and transducer gain changes.
The last issue considered here is the fact that the variation depends on the supply voltage range. In Fig. 1(a) , the gain can be seen to drop by 1.5 dB when reducing the supply voltage from 30 to 20 V. When reduced further, the gain drops dramatically. In ET, the desired supply voltage range depends on the PAPR of the modulation used. Preferably, the transistor would be able to operate over a voltage range that is a few dB higher than the PAPR of the target signal to ensure the PA can operate efficiently most of the time.
To enable a meaningful comparison despite all the abovementioned issues, a set of guidelines is proposed for gain variation characterization. The transistor needs to be: 1) Matched to an impedance that provides a good tradeoff between power and efficiency. 2) Biased for flat gain at the lowest considered supply voltage, gain compared at 1-dB compression for all supply voltages. 3) Matched on the input for PAs, in which case transducer gain should be compared, whereas in load-pull measurements, the power gain should be compared. This list with its partially subjective criteria demonstrates that evaluating gain variation is not a straightforward and simple task. However, based on these criteria, the gain variation of a number of GaN HEMTs described in literature is evaluated to establish its prevalence. This comparison is based on the established criteria, and assumes that the ET PAs presented in literature are matched for a tradeoff between power and efficiency. Table I compares a wide range of different technology manufacturers and shows that most devices exhibit strong gain variation, demonstrating that gain variation is a widespread phenomenon for a wide variety of devices. As different devices are measured over different voltage ranges, the voltage range needs to be considered carefully for a meaningful comparison
Voltage Range (dB) . (1) Equation (1) shows a straightforward way of achieving this. The closer the values of the voltage normalized gain variation are to zero, the lower the impact of supply voltage on the gain in the chosen voltage range.
III. IMPACT ON ET PAs
While gain variation is not trivial to characterize and compare, its effects and the impact that they have are more easily described. In PAs, gain manifests itself obviously in two measured characteristics, power added efficiency (PAE), and the AM/AM distortion. It has been shown that high gain variation reduces a transistor's usable supply voltage range [11] , [17] , limiting its usefulness within an ET application for high PAPR signals. Gain has a direct effect on PAE as shown in the following equation:
where G is the linear transducer gain. With G in the denominator, a low gain will clearly limit the PAE of the PA. If the gain drops with the applied supply voltage in ET PAs, the PAE will decrease for lower supply voltages. This is particularly relevant for ET PAs for modern communication standards with associated high PAPR signals, where the probability of the signal being of low magnitude and the supply voltage being low as a consequence is high. This means that, to achieve a high PAE for an ET PA over the whole output power range, a reasonable gain at all supply voltages is essential.
The maximum frequency at which the transistor can be used with an acceptable efficiency is thus reduced by gain variation to a degree dependent on the targeted supply voltage range and the behavior of the gain variation over that range. Another impact of gain variation is an increase in AM/AM distortion when the supply voltage is modulated. As ET reduces the supply voltage at lower output powers to increase the efficiency of the PA, it places the transistor into an operational environment where its gain is reduced. If, for example, the degree of compression the PA is driven into is kept below 3 dB, any gain variation of more than 3 dB will appear as AM/AM distortion. A small amount of gain variation can be beneficial in reducing AM/AM distortion if the PA is operated in a slightly compressed state [6] .
Gain variation is also the source of problems that do not impact the PA itself, but the ET PA as a whole by restricting the possible shaping functions. Shaping functions relate the applied dynamic supply voltage to the instantaneous magnitude of the modulated input envelope [18] . The most common shaping functions [2] all depend on the transistor's behavior being insensitive to a change in supply voltage [4] and typically track the point of highest efficiency, or attempt to tradeoff efficiency and linearity [11] , [18] , and result in a trajectory of supply voltage versus input power or input voltage magnitude [2] , [19] . If the gain varies strongly, the input power necessary for high-efficiency operation can become decoupled from, and almost independent of the supply voltage. To demonstrate this, PAE is plotted versus input power in Fig. 5(a) , as opposed to the usual way of plotting of PAE versus output power, where the effect is not visible, see Fig. 5(b) . Fig. 5 also shows the supply voltage profile in solid black lines, that yields the maximum PAE, both as a function of input and output power. The profile shown in Fig. 5 would usually be the foundation for a shaping function. As the measurements were conducted using only a limited number of discrete static supply voltages, the resulting resolution in the required voltage profile is very coarse, but sufficiently detailed to identify the required trend. In Fig. 5(b) , where the required drain voltage for maximum efficiency is plotted versus. output power, the shaping function follows the familiar trend presented in the literature [2] , [11] , [19] . When plotted versus input power, however, the shaping function in Fig. 5(a) is very different, remaining at a low supply voltage for most of the dynamic range and then rising sharply, close to the maximum input power, as shown in [17, Fig. 4] . This is completely due to the gain variation in the measured device and shows that the maximum efficiency at different output power levels is achieved by fixing the input power and varying the supply voltage.
In this case, interestingly, the ET PA would be a hybrid structure, operating between ET and envelope elimination and restoration (EER)-varying the input power at a fixed supply voltage to control the output power in the low power region, and then varying the supply voltage at a fixed input power to control the output power in the high power region. This operation as an EER PA increases the accuracy requirements of the output voltage generated by the dynamic power supply, since the supply voltage is now the decisive factor in controlling the output power magnitude, and not the input power.
The measurements were conducted in a static and CW environment. Using static measurements to extrapolate dynamic operation has been shown to be a good starting point for predicting behavior [11] , [15] , but can be limited, especially for GaN HEMT devices exhibiting trapping behavior and thermal memory. In such devices, behavior can be expected to change during dynamic, modulated operation [14] , [20] , [21] , further impacting the gain variation. In order to understand the fundamental mechanisms behind gain variation, in this paper, the analysis will be conducted using exclusively static measurements.
IV. ON THE ORIGIN OF SMALL-SIGNAL GAIN VARIATION
As discussed in Section II, gain variation has more than one source and can be caused by a number of things, including input mismatch, gate bias point variation, and the supply voltage dependence of the transistor's small-signal gain. To limit the number of variables during analysis, small-signal measurements are conducted where both the input impedance and the gate bias point are held constant. Under these measurement conditions, gain variation can be observed, even at low drive levels, as shown in Fig. 1 , it follows that this is an effect that should be present in small-signal measurements. To focus on small-signal measurements alone, however, means that, in addition to the input mismatch and gate bias point variation, some large signal effects such as thermal and trapping memory effects may be neglected. The small-signal S-parameter measurements conducted over a range of supply voltages, however, do demonstrate that small-signal modeling with a static response main current source can be useful in identifying major contributors to overall gain variation. The transistor was biased at a quiescent drain current of 60 mA which was maintained for all supply voltages. At this bias point, the g m slightly increases with decreasing supply voltage, see Fig. 3 . From the measured S-parameters, current gain, maximum stable gain, and maximum available gain are extracted. Fig. 6 shows that the maximum stable gain drops by around 6 dB and f max , defined as the frequency where MSG reaches 0 dB, drops by 30% from 18.2 to 12.7 GHz when reducing the supply voltage from 30 to 5 V. It also shows that the gain does not reduce linearly; the MAG/MSG curves for 5, 10, and 15 V are close to identical. The biggest drop in MAG/MSG happens between 20 and 15 V. This demonstrates that small-signal analysis can be used to describe a significant contributor to the gain variation as described in Section II. While the power gain increases with supply voltage, the current gain decreases resulting in f T decreasing by about 35% from 8.2 to 5.2 GHz.
The small-signal gain variation is observable in the frequency range up to 8 GHz where the maximum available gain is not defined due to the stability factor K being less than unity [22] . Therefore, the analysis can be conducted using the maximum stable gain with its simpler definition (4)
G MSG only considers gain and isolation, allowing the simplification of the problem. By applying the conversions in [23] , this can be rewritten as
From [24] , the two parameters |Y 21 | and |Y 12 | are known to be associated with Z GD and g m in an intrinsic transistor. In the more complex transistor model using series and shunt capacitors, the G MSG is influenced by additional elements, but as all the nonlinear elements, except for R S and R D , are intrinsic to the transistor, the model is suitable to be used to establish the origin of small-signal gain variation. The measurements in Fig. 6 show a large change in G MSG between 20 and 15 V, which means that at least one of these parameters needs to change significantly over the same range. To establish the behavior over a range of V DD , C GD and g m values need to be extracted for the different voltages used.
To model AlGaN/GaN HEMTs that use both gate and source field plates [25] to mitigate trapping effects, smallsignal circuit models need to accommodate this complexity if they are to be useful in describing the transistor properly [26] . In the case of the transistor measured for this paper, both gate and source field plates are present, see Fig. 7 . In this case, the commonly used small-signal equivalent circuit model [27] needs to be extended, combining the topologies for transistors with field plates in [26] resulting in the model shown in Fig. 8 .
In order to extract values from measurement data, the "cold," i.e., at V D = 0 V, open and short S-parameters are measured in addition to the measurements for different supply voltages shown earlier. The extrinsic parameters are fit to the passive "cold"-FET measurement data, supplemented with the other measurements, in a similar way to the approaches used in [28] - [30] . By incorporating as much measurement data as possible and basing the initial values on the device geometry, the risk of nonphysical values was mitigated. Transconductance g m has been measured, see Fig. 3 , and R S and R D were estimated from the sheet resistance and the port separations. As the measurements were conducted under isothermal and isocurrent conditions, the nonlinearities of the source resistance R S [31] , [32] can be neglected. As the drain voltage changes the length of the depletion region [33] , R D also changes with supply voltage. The resulting values were iteratively fit until simulation and measurement lined up sufficiently. 
A. Role of the Transconductance g m
From Fig. 3 , we know that g m has little dispersion for low currents and diverges as soon as the current reaches 10 mA. For higher currents, the g m curves significantly diverge for different supply voltages, with g m decreasing for increasing supply voltages, reaching peak g m earlier and at lower values. This decrease in g m can be attributed to self-heating of the transistor and the associated effects on the channel [34] . For higher drain currents, g m drops at approximately the same rate for all supply voltages. In typical PAs, the gate voltage is constant. As in this case, the pinchoff voltage changes with supply voltage, and the drain current curve and thus g m shift negatively with increasing supply voltage, see Fig. 10 .
The bias point for the large signal measurements in Figs. 1-5 has been chosen to give a somewhat flat gain at the lowest supply voltage, V GG = −5.4 V. Fig. 10 shows to constant. This demonstrates that g m can be ruled out as the main contributor to the gain variation observed in the low power range of the large signal measurements. As power levels increase, the gate voltage moves into regions where g m is significantly larger for lower supply voltages, see Fig. 10 . In this region, the gain variation slightly reduces as the transistor is first moving toward class B and then entering soft compression. Fig. 10 shows the relationship between gate bias and g m for the measured GaN HEMT. The measurement-based model is fully parameterized and can be used to adjust g m , allowing the exploration of different bias points in the simulation. To explore this further, model predictions at two gate bias voltages are compared with measurements at a constant drain current of 60 mA, and are shown in Fig. 11 : First, a gate bias voltage of V GG = −4.8 V where the g m values are close together for V ≥ 10 V. This bias point is chosen to minimize the variation of g m to determine whether a reduced variation in g m reduces the variation in f max . Second, the bias point V GG = −5.4 V was chosen as it emulates the bias conditions used for the large signal measurement. The simulation results show that, in the case of V GG = −4.8 V, f max changes dramatically despite the relatively small variation in g m . At V GG = −5.4 V, the bias point corresponding to the large signal measurement, g m is close to the constant from 15 to 30 V, whereas f max doubles over the same voltage range. The simulation results demonstrate that, while the gate bias voltage can be used to change f max , it has a limited influence on the variation of f max . Even the large change from −5.4 V to the bias point of the measurement at around −4.2 V only leads to small changes in the variation of overall f max for drain voltages above 10 V; while the f max trajectory can be moved up and down by the gate bias, its supply voltage-dependent behavior remains constant. Interestingly, this shows that the source of the small-signal gain variation is to be found elsewhere, and not in the supply voltage dependence of g m .
B. Role of the Feedback Capacitance C GD
Using the same extraction process that resulted in the data shown in Fig. 9 and the measurements with a constant drain current of I D = 60 mA, the supply voltage-dependent values for C GD can be obtained, as shown in Fig. 12 . The feedback capacitance C GD increases significantly when the supply voltage is reduced, its value changes most dramatically between 15 and 20 V, which is consistent with the drop in gain. The drop in f max is mitigated by the increasing g m so that it remains almost constant between 5 and 15 V. This indicates that C GD is a major contributor to small-signal gain variation and thus a contributor to overall gain variation.
By using the same small-signal model of the transistor, it is possible to manipulate C GD in order to explore the effect, and to verify the assumption that C GD is one of the main contributors to small-signal gain variation. To demonstrate this, the supply voltage-dependent behavior of C GD is artificially modified while all other parameters of the model are left unchanged, including g m which is kept identical to the measured g m . This purely theoretical approach allows something impossible in reality, namely, the adjustment of individual parameters that are not adjustable in isolation in real devices where C GD and C GS are closely interrelated, where one increases while the other decreases, see Fig. 13 , which is consistent with the behavior reported in [9] and [35] . Clearly, this artificial adjustment of one value in a system with many interdependent variables will lead to results that need to be treated with care and are only valid over a certain range. In this case, the most interesting parameter is the gain, particularly the MSG, in the region up to 6 GHz, where the ET PA will be used. From (4), the impact of C GS on the MSG is known to be small; therefore, a change in C GD with a static C GS will yield a sufficient approximation for the MSG while the values obtained for the MAG and f max will not be meaningful as they depend on C GS . This approach allows the exploration of the impact of different shapes of the C GD profile. One obvious shape is the one needed for minimal small-signal gain variation with supply voltage, as shown in Fig. 14(a) . The second C GD profile represents a C GD which exhibits changes similar to the original case, but starting at a lower supply voltage, see Fig. 15 . This leads to a gain that decreases with supply voltage but more gradually than that in the original case. This behavior is representative of the transistors with low gain variation shown in Table I . The ability to change the small-signal gain variation by independently and exclusively changing C GD further demonstrates that C GD is the leading source of the observed small-signal gain variation in GaN HEMTs.
Using TCAD, a semiconductor device modeling tool, the behavior of C GD versus supply voltage is simulated. The simulation results of a GaN HEMT with and without gate field plates show that the gate field plate is the cause for the plateauing of C GD in GaN HEMTs, see Fig. 16 . This is also reported in literature; gate field plates lead to a plateau in C GD versus supply voltage in [33] , compared with HEMT devices with no field plates [35] which do not show the same plateau behavior. Cucak et al. [33] separate the change in C GD into two ranges; the first where the depletion region changes exclusively laterally with C GD increasing close to linearly, and the second where the depletion region additionally changes vertically, increasing the carrier concentration and thus leading to a significant increase in C GD . From the presented analysis and simulation results, it is clear that this increase is a major cause of small-signal gain variation with supply voltage.
V. OPTIMIZATION OF GaN HEMTs FOR ET PAs
One major source of gain variation has been shown to be the gate field plate, but as field plates are crucial in reducing RF/dc dispersion [25] , [36] , removing them does not appear to be an option. RF/dc dispersion, or knee-walkout, is the general term given to differences between static or slowly pulsed dc-I V characteristics and their dynamic equivalents that are revealed during large signal CW RF excitation or high-frequency pulsed dc-I V . This phenomenon occurs as a result of trapping effects that lead to an increase of the, now dynamic, ON-resistance. In RF PAs, this effect limits achievable RF performance, and is discernible as the knee region expanding with increasing supply voltage. This increase in RF/dc dispersion leads to reduced efficiency, power, and linearity and is, therefore, undesirable [25] , [36] . Reducing the dimension of the field plate will increase the RF/dc dispersion [25] but reduce the variation of C GD as demonstrated in the TCAD simulations in Fig. 16 . To verify this assumption, two GaN-on-Si HEMTs, identical in all parameters but the length of the gate field plate, are fabricated, measured, and compared under the identical bias, drive, and harmonic load conditions, see Fig. 17 . The measurements show that, while power levels and efficiencies are comparable, the behavior of the gain changes, particularly as the supply voltages decrease. The gain at 10 and 15 V increase by 2 to 3 dB over the full power range, reducing the gain variation as defined in Section II by 2 dB. This increase in gain for low supply voltages also shows in the PAE, the maximum PAE at 10 V increased by about 5%. As expected, this comes at the cost of increased RF/dc dispersion, see Fig. 18 , as the electric field increases and, with it, trapping effects. The knee voltage is higher for all supply voltages and increases more with increasing supply voltage. While this does not significantly effect the efficiency measurements for higher supply voltages, the linearity will be impacted by the increased knee region interaction, the degree of which will be determined in future research. For modern communications standards with high PAPRs, ET PAs will tend to operate at lower supply voltages anyway, so a higher RF/dc dispersion may be preferable to high gain variation: the two can be traded off depending on the application.
Another factor in reducing gain variation is the thickness of the passivation between the gate field plate and the barrier layer. The voltage of transition to the C GD plateau is determined by the pinchoff voltage at which the channel under the field plate is depleted. By reducing the thickness of passivation under the field plate and hence, the pinchoff voltage, the voltage at which C GD starts to increase can be moved to a lower supply voltage albeit the penalty of larger C GD in the plateau as shown in Fig. 19 . This demonstrates a practical approach where modifying the passivation thickness can be used to move the C GD plateau toward lower supply voltages to reduce the impact on ET PA performance.
VI. CONCLUSION
Supply voltage-dependent gain variation has been discussed and analyzed in terms of characterization, prevalence in literature, and impact on ET PAs. The difficulty in comparing the gain variation of different devices is addressed by introducing guidelines that allow robust and meaningful comparison and characterization of the gain variation of GaN HEMTs. The discussion has also established that gain variation is an issue for linearity, linearizability, and shaping functions in ET PAs and that, while being a widespread phenomenon, it is not an inherent characteristic of GaN HEMTs. Using small-signal measurements to extract and fit the parameters of an extended model incorporating both gate and source field plates, the origin of the small-signal gain variation has been identified to be mainly the result of the variation of the gate-drain capacitance C GD with supply voltage due to the presence of gate field plates. Different approaches to reducing the impact of the supply voltage-dependent gain variation have been proposed and one of them has been verified. This shows that while gain variation is an issue in many GaN HEMTs on the market, it can be addressed with at the device level, allowing devices to be optimized for use within ET PA architectures.
